Abstract-The worst-case carry propagation delays in carryskip adders and block carry-lookahead adders depend on how the full adders are grouped structurally together into blocks as well as the number of levels.
algorithms have very elegant geometrical interpretations but do not guarantee optimality of the design. Moreover, their algorithms work only if the carry-skip propagation delay is a constant. In [5] it is noted that in CMOS Manchester adders with carry-skip, the carry-skip propagation delay is not necessarily a constant, but depends on the number of bits in the adder. Chan and Schlag developed a polynomial time algorithm to configure block sizes to attain minimum latency for one-level carry-skip adders under a linear carryskip delay model. Simultaneously, an indirect enumeration approach was taken by Turrini to generate (multilevel) block distributions containing the maximum number of bits under a specified delay constraint 161. Unfortunately, this approach is applicable only to constant carry-skip delay models, since it constructs a configuration from the top down by calculating delay constraints for lower-level blocks without knowing the number of bits encompassed in these blocks; when the lowest level is reached each block is filled with the maximum number of bits satisfying its delay constraints.
The idea of varying block sizes to further reduce delays was also suggested in 171, where an exhaustive search was employed to search for an optimum block carry-lookahead adder. Much earlier, Montoye and Cook used an analytical delay model to guide an iterative search for area-time optimal parallel prefix adders generated by a binary recursion [SI. They supplied no run-time analysis of their search technique, although they did indicate that an optimal 34-bit adder could be found in 30 min of IBM 3033 time. Wei and Thomborson [9] devised a dynamic programming technique that found, in O ( n 2 h 2 ) time, all area-time optimal parallel-prefix adders in a class generated by a binary recursion similar to Montoye's. Here, h is the height of the minimum-delay adder of data width n. They found optimal 66-bit adders in a few seconds of SUN-3 CPU time.
In this paper, we formulate the problems of configuring carry-skip adders and variable-block-size block carrylookahead adders as dynamic programs. The resulting dynamic programs have multidimensional objective functions. It is thus necessary to carry forward a list of optimal structures from each stage of the dynamic program. In the traditional (unidimensional) dynamic program, only a single optimum structure is carried forward. The existence of multidimensional dynamic programs was noted in an early paper by Dantzig [lo] . Weingartner 1111 was apparently the first to suggest that this would be an effective method of solving multidimensional knapsack problems. Subsequent researchers [ 121 -[ 141 refined Weingartner's algorithm, adding more sophisticated data structures and list-pruning strategies.
Multidimensional dynamic programming formulations have not been applied elsewhere to configure carry-skip and block carry-lookahead adders.' In contrast to previously-published optimization techniques for finding efficient adders, our method immediately generalizes to a wide class of gate delay models and is guaranteed to find minimum latency circuits. 
CARRY-SKIP ADDERS

A. Constructing a Stage from Blocks
Internal-carry delay
We group several full adders together to form an adder block. Each block has a block-level carry skip mechanism SI, which can be implemented with a multiplexor selected by the group propagate. The basic structure of a stage of a 2-level carry-skip adder is illustrated in Fig. 1 . Each stage encompasses several blocks, and contains a second-level carry skip mechanism. The pertinent components of carry-propagation delays in a block are shown in Fig. 2. p%f z:!y-generate delay e p t!!y-assimilate delay
B. Glossary of Terms
The basic notations used in this section are listed below. The meanings of the notations are illustrated in Figs. 1 and 2.
1) I(y)-internal-carry delay, the maximum delay it takes a carry to generate within a block of y full-adder units and assimilate within the block. 2) G(y)-carry-generate delay, the maximum delay it takes a carry to generate within a block of y full-adder units. This also includes the time it takes a carry to propagate through the buffer (the triangle). Typically, the buffer computes the logical "OR" of its two carry-input signals. 3) A(y)-carry-assimilate delay, the maximum delay it takes a carry to enter a block of y full-adders and assimilate within the block. 4) Sl(y)--lth level carry-skip delay, the time it takes a carry to skip through y full-adder units using the Zthlevel carry skip mechanism. For 1 = 0, this is the time for a carry to propagate through a block consisting of y full-adder units. For 1 2 1, this is the time to compute the logical "AND" of a carry-in signal with the skip-enable signal of the block. This also includes the time it takes a carry to propagate through the buffer. 5 ) Set-upl(y)-Zth level setup time, the amount of time it takes to enable the skip circuitry at level 1, see Fig. 3 .
This reflects the delay to generate a group propagate for y bits (IIy=lp,, where p , is the carry propagate of the ,ith full adder).
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Carry-skip delay we start the discussion with a two-dimensional optimization problem based on one-level carry-skip adders. The method we derive in this section delivers the same results as a previouslypublished algorithm [5] , but at a much higher computational cost. However, this section's method can be easily generalized to more complicated timing models and to higher-dimensional optimizations.
A. Problem Statement: One-Level Carry-Skip Adder
Let yk denote the number of bits in block IC. We say that a vector y' = ( y l , y2. . . . , ym) is an m-block configuration of a one-level n-bit adder if 12, yk = n and all yk are positive integers. L~~ c, be the set of all configurations of one-level n-bit adders. We shall assume that all skip circuitries are set up at time zero. 
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B. Algorithm: One-Level Carry-Skip Adder
We refer to i-bit, j-block carry-skip adders as (i,j)-adders.
Note that j 5 i, since each block must have at least one bit. For small blocks, rippling through a single block may be faster than using a one-level skip. This is handled in the carrypropagation delay computation by using min{Sl(y), So(y)} in place of SI(?/). That is, we take the minimum of the propagation times through a block of y bits with or without skip. But in so doing, we have no knowledge of whether the carry will skip or ripple through a block. After extending our algorithm to design multilevel carry-skip adders in Section III-D, we shall incorporate setup time into the delay optimization. For the formulation in Section 111-E in which setup time is considered, it is crucial to know whether or not skip(s) are used. For this reason, we assume that all skips are used (even if the path through the block is faster) and we amend the problem formulation of Section 111-A to explicitly allow the possibility of having an initial and/or final block without a skip. During our construction of an optimal configuration we shall consider only (i.j)-adders consisting of an initial (possibly empty) block with no skip, followed by j nonempty consecutive blocks. By doing so, we are assuming that there is an optimal configuration which does not have skip-less blocks except at the ends. The optimal/suboptimal carry-skip adder configurations published in the literature all have this form.
Given ( 2 . j ) there are (f) such adder configurations, since we have the freedom to distribute i -j bits among j + 1 blocks.
A final step will consider adding a block to the end with no skip. We use a pair (t,. t,) to characterize the worst-case carry
We then This algorithm delivers the correct minimum for any nonnegative GO, A(), S O ( ) , and SI() functions, but it potentially requires exponential time and space. The next section addresses this issue by presenting techniques to prune the search and limit the number of configurations generated.
There is a reason to expect good performance, however. If the t, and t, values in the retained lists are independently distributed, then each list will have O(1ogn) elements with high probability [16], [17] . In this case, the optimization algorithm for an n-bit adder will run in O(n310g3n) time, with high probability. Positive correlation among the t, and t, values would shorten the lists and hence the run-times; any negative correlation would lengthen the lists. We expect to see a slight positive correlation for any reasonable delay model, so we believe this method will prove feasible for optimizing adders with hundreds of bits.
C. Number of Configurations in the Tableau
The maximum number of configurations for cell ( i , j ) in the tableau is the binomial coefficient (3). Fig. 5 shows the potential number of configurations for any 10-bit carry-skip adder. There are ten possible configurations for a 10-bit oneblock adder because of the possibility of an initial block (0th block) with no skip. This initial block can hold zero to nine bits. Fortunately, many configurations can be thrown away using the following pruning techniques. In each tableau cell, t ( i , j ) , only the nondominated pairs must be retained. For example, let (tu,t,) 5 shows the potential number of configurations for any 10-bit carry-skip adder. However, by using the aforementioned pruning techniques, the number of configurations can be drastically reduced. 
D. Algorithm: 1-Level Carry-Skip Adder
In this section, we generalize the one-level skip algorithm to multiple levels. We shall assume that all skip circuitries are set up at time zero. The effect of nonzero setup time is treated in Section 111-E.
We shall construct carry-skip adders having a total of z bits and j "stages" at level 1 and denote these as ( i , j > I)-adders. Again we shall consider only (i,j, 1)-adders where the j nonempty stages are consecutive and follow an initial number of bits (possibly none) forming an adder with only lower-level skips. If we were going to apply the algorithm from the one-level case, we would need to have available, Gl-l(y), Al-l(y) , and Il-l(y) functions. Unfortunately, these delays are configuration-sensitive and cannot solely be characterized by y. This difficulty is surmounted by determining the values of these delays for all ( i , j , l -1)-adders. We use a 4-tuple ( t Z , t,, tu, t s ) to characterize the worst-case carry propagation delays of an (i, j , I)-adder, where t, is the worst-case delay of any "carry chain" that generates at or before stage j and terminates at or before stage j (at level l ) , t, is the worst-case delay of any "carry chain" that generates at or before stage j and continues through stage tu is the worst-case delay of any "carry chain" that enters t, is the worst-case delay of any "carry chain" that enters Again, we shall compute a tableau in which t c 3 ( i , j . l ) contains the minimal 4-tuples for all (i,j,l)-adders. Fig. 7 shows a (E i k , j . 1)-adder. We also characterize the worstcase delays of a "stage" of a carry-skip adder having i bits and I levels regardless of the number of stages it contains, with a (possibly zero) number of bits in lower-level blocks at j , the adder and terminates at or before stage j , the adder and continues through stage j . (i2,1 -1 ) . . . , . The basis for the dynamic programming is (1 = 0) In this expression, the worst-case delay of an n-bit adder using at most 1-level skips is the minimum T i appearing in the sets T,,(n,k), for 1 5 k 5 1.
We control the number of configurations in each set by adopting pruning techniques similar to those described in the previous section. In addition, once an additional skip-level produces only suboptimal 4-tuples for a given number of bits z, no more new skip levels are considered for i bits.
E. Incorporation of Setup Time for the Skip Gates
The setup time Set-upl(y) is the amount of time needed to enable the skip circuitry at level 1. This reflects the delay to generate a group propagate of y bits. Our dynamic programming formulation cannot be easily adapted to take care of the effects of setup time. The problem is that the worst-case assimilate and skip times computed for (2, *, I)-adders can no longer be used in generating ( i , j , 1 + 1)-adders since the setup times have been incorporated assuming that carries arrive to the adder at time 0. A compromise is to charge the setup time only to the carry generate, subsequently the formulation is modified as
In this formulation, the generate delay t, is exact, while the other three components may be underestimated. Care should be taken during the pruning to verify the actual delays of the current best delay for an ( n , *, 1)-adder which will be used to discard configurations. model is a linear ripple, constant skip model:
Tcs(i, 0) = { ( I ( + G(i). A ( i ) , SO(^))};
Despite the underestimation of the delay resulting from ignoring the setup time for skips in all but the generate delays, our algorithm was able to generate the same optimal size adders as Turrini [6]. However, we emphasize that our approach is applicable to any delay model. Turrini's analysis is limited to models with a constant value for the skip delay, regardless of the number of blocks being skipped.
Iv. DELAY OPTIMIZATION OF BLOCK CARRY-LOOKAHEAD ADDERS
This work was motivated by Wei and Thomborson [9] who used dynamic programming techniques to optimize parallelprefix adders, as well as a study carried out by Lee [7] . In his paper, Lee discusses the possibility of varying the block sizes in a block carry-lookahead adder (BCLA) to further optimize the carry propagation delay. We begin by recalling the structure of block carry-lookahead adders. Fig. 9 shows a 16-bit 2-level equal-block-size block carrylookahead adder. Each (block) box is a 4-bit carry-lookahead generator as shown in Fig. 10 . These two figures illustrate the notation that we shall be using in this section. We use small letters to denote global signal names, e.g., go, c1, and capital letters to denote signal names relative to a block, e.g., Go, C1.
The goal of our optimization is to minimize the worst-case delay of carries c1 to c, -1 of an n-bit adder. Notice in Fig.  10 that there is no connection from the carry input CO of the block to the carry propagate P and generate G outputs. In terms of the structure of the BCLA, this means that P and G are the only signals which travel down the carry-lookahead tree; the carry outputs at the lower levels travel back up to determine the carry outputs of some of their ancestor blocks.
An equal-block-size BCLA minimizes the height of the tree. The latency would be minimal if delays were measured merely by summing unit gate delays along paths. However, in practice the delay of a gate depends on fanin and fanout. The interior of a "block" of a BCLA is a two-level network. Hence the delay of a block is a function primarily of the size of the gates (fanin) as well as the fanout of the signals feeding these gates. Each pair of generate and propagate signals G, P fanout to only one block, however within the block their fanout is linear and quadratic in the size of the block, respectively. These factors tend to limit the block size. In contrast, the carries fanout to multiple blocks (to each of their rightmost ancestor blocks) and hence their delay minimization is improved by decreasing the height of the tree. Smaller blocks are faster and their increased speed may offset additional levels of logic on interior paths, if the sizes of blocks can be varied to balance path delays. Fig. 11 shows an 8-bit variable-block-size BCLA. Lee shows that the (3-level, 8-bit) BCLA as shown in Fig. 12(a) has the minimum latency according to a gate delay model which considers fanouts and fanins; the next best adder has the configuration of Fig. 12(b) . However, Lee found neither exact algorithms nor heuristics to configure a BCLA to attain minimum latency [7] . Two heuristics were introduced by Lee and Oklobdzija in [19] , but optimality is not guaranteed.
Here, we formulate a multidimensional dynamic program to solve the problem for a particular class of gate delay models, in which gate delay depends linearly on fanout and fanin. We Since not all inputs of the m-bit block are provided, we assume temporarily that these are constants and compute worst-case delays of the adder only from the inputs to positions 0 through j -1 of the m-bit block.
Since our goal is to minimize the worst-case carry of an i-adder we must maintain enough delay information in our Gadders and (m. i, j)-adders to compute accurately the worstcase carry delay and guarantee the minimum latency. Because of the structure of the carry-lookahead generator and the gate delay model, we shall be able to compute the delay of an (In fact, the only arrival time that must be retained is that of the most significant generate.) One complication with this construction is that the fanout of the carry-in to an a-adder increases when the i-adder is connected to another block; this may further increase its worst-case carry delay. Fortunately, since the dependence on fanout is linear we can account for the extra delay by maintaining two versions of the worst-case carry delay of an i-adder; one for paths originating from the carryin and the other for the overall worst-case. Before discussing the delay components which will characterize our Gadders and (m.i.j)-adders in any more detail, we first present our gate delay model, [20] . We define specific delay functions B,,,d(FI), d a n d ( F I ) , and din" to model the behavior of "NAND" gates, "AND" gates, and inverters under zero load. The functions Onand, Band, and din" must be monotone nondecreasing, but may take infinite values beyond a certain point in their domain. This ensures that our designs will not contain 17-input-NANDs if an 8-input-NAND is the widest one available.
A. Gate Delay Model
For simplicity of presentation, we assume that NAND gates, AND gates, and inverters have the same 7 value, although this is not a limitation of our formulation. We must, however, require that all B functions take nonnegative values over their domains.
We also define S to express the incremental change of delay per unit fanin: S (F1) = O ( F I ) -B ( F I -l ) . When considering different gates, we add a suffix to identify the gate in question, for example, Sand and Snand. Under our linearity assumption on 8 0 , 6and and &and are nonnegative constants.
The loading on the output signals of a &bit block connected to the jth input of an m-bit block in a BCLA [21] can be expressed as G j of the k-bit block has fanout m -j , i.e., f~( m , j ) = m -j . Notice that the fanout is largest at the 0th input position.
Pj of the k-bit block has fanout f p ( m , j ) = ( m -j ) ( j +
The carry-in CO to the m-bit carry-lookahead generator 1).
has fanout m -1.
B. Constructing BCLA Adders
a 5-tuple, (TG, Tp, TWC, TWC,. , F p ) , where For this construction we need to characterize an i-adder with TG is the worst-case delay of the group generate output, Tp is the worst-case delay of the group propagate output, TWcLn is the worst-case delay of any path from the carry T~c is the worst-case delay of any carry output, and FC,, is the fanout of the carry input inside the adder. input to any carry output, CHAN er 01.: DELAY OPTIMIZATION OF CARRY-SKIP ADDERS AND BLOCK CARRY-LOOKAHEAD ADDERS All the delay values above are calculated under the assumption of zero fanout. When we use these adders as building blocks for larger adders, we shall add appropriate multiples of 7 to the delay. Note the two versions of the worst-case carry delay. As discussed, these are necessary in order to account for additional loading on the carry-in when the z-adder is connected to other blocks.
Recall that an (m. 2, j)-adder has a partially completed mbit block with z = zofzlf.. .+zJ-l bits having only positions 0.1.2. . . . . J -1 filled. We shall characterize an (m, 2, 3)-adder by an 8-tuple ( t G . t p , ~L G . tc. tcln, tu c, t w c s n . fc,. ),where2 t G is the worst-case delay of the group generate output, tp is the worst-case delay of the group propagate output, f L G is the arrival time of the group generate G,-l, felt, is the worst-case path delay from the carry input to the currently last carry output C, of the m-bit carrylookahead generator, tc is the overall worst-case delay of the currently last carry output C, of the m-bit carry-lookahead generator, tll c i n is the worst-case path delay from the carry input to any carry output, t1t-c is the overall worst-case delay of any carry output, and fctt. is the fanout of the carry input inside the adder. The arrival time of the input G,-l (~L G ) at the m-bit block is the only input arrival time retained. We shall be able to compute all the components of an (m,z,2 + 1)-adder from those of an (m, I -b, 3)-adder and a b-adder.
As in the algorithm for carry-skip adders, we retain a tableau of lists for constructed adders:
Three sets of equations in our dynamic programming formulation cover, respectively, filling in the first position of an m-bit block, an intermediate position, and the last position.
An (m, i . 1)-adder is generated from a 5-tuple (TG. Tp.
, FcIll) in T ( i ) , by
For j > 1 (and j < m), an (m,i,j)-adder is generated by connecting the Gj-l, Pj-1 inputs of an (m,i -b , j -1)-adder with the G , P outputs of a b-adder (see Fig. 14) . AS discussed, the worst-case carry of the b-adder is adjusted by the increase in fanout of its carry-in. Notice that the logic network for Cj is similar to the one for computing Cj-1; it differs only in that the fanin of the gates have increased and the inputs Pj-l, GjPl, and G,-2 must be incorporated (for example, compare the logic for C, and C, in Fig. 10 ). This is the reason for retaining the ~L G component. As a result, the delay of C, can be computed based on the arrival times of P,-l, GJpl (provided by the b-adder) and the t L G and (&, tb, tLG, t(c, t;,,, ,fkrC, thrcln, f&) then the 8-tuple for our new ( m , i , j)-adder is *The f c , l , , term is redundant since it will always he equivalent to f C l n r+r, is the which characterizes the ( m , -b, jhut is made explicit here to elucidate the delay equations. The minimum worst-case delay of an n-bit BCLA adder is the minimum TU-C appearing in the set T ( n ) .
C. Implementation
Instead of a 2-D tableau to fill as in the case of the carry-skip adders, we must fill the three-dimensional volume as depicted 
D. Pruning Techniques
The maximum number of configurations in the volume even for a small number of bits is prohibitively high. We have employed the following pruning techniques to reduce the number of configurations.
Set an upper bound on rn, the maximum number of inputs to a block, based on a known technological constraint.
Compute the worst-case delays of equal-block-size adders using the gate delay model. This sets an upper bound on any delay component of the variable-block-size adders that we are building in the "volume." Hence any configuration which has a delay component greater than this upper bound can be thrown away.
Since the worst-case delays of equal-block-size adders are typically 20% higher than the minimal latency ones, a tighter upper bound can be obtained by temporarily disregarding some delay components during the ranking of the configurations (e.g., f p or Tp), and running the algorithm to obtain a suboptimal configuration. In effect, this is optimization by a lower-order dynamic program. We then use the maximum delay component of this suboptimal configuration as the new upper bound for a new trial (after reinstating the deleted delay components). This iterative improvement scheme turns out to be very effective in pruning infeasible configurations and reaching the minimum latency configurations. 
E. Results
We use a gate delay model obtained by fitting data from an ASIC-CMOS standard cell library [22] to linear d functions [20] . We select T to be 5 so that all the parameters in the equations are scaled to integers. Note that an unloaded inverter We shall represent the carry-lookahead adder tree in parentheses notation. For example, the adder structures shown in Figs. 12(a) and (b) are represented as ( ( 1 1 3 ) 1 1 1 ) and ( ( 1 1 1 3 ) 1 1 ), respectively; and the equal-block-size 16-bit BCLA of Fig. 9 appears as ( 4 4 4 4 ) . The numbers in the expression represent the block sizes at the top level.
For an n-bit adder, Tl1-c in Table I indicates the worstcase delay to generate the carries c1 to c,-1. The overflow condition is indicated by the final carry c,, which depends on the carry generate and propagate (TG and Tp). Table I shows the delays of variable-block-size BCLA's versus their equal-block-size counterparts. These results are generated by restricting the maximum fanin of any CMOS gate to 4. The delay of an inverter in a typical 1.5 pm CMOS technology is roughly 0.3 ns, so we can convert our integer delay values in Table I to nanoseconds in such a technology by multiplying by (0.3/12) ns. For 8-bit adders we have 9.225 ns, and for 16-bit adders we have 12.225 ns.
Except for the 71 5 8 cases, T l l ,~ is the dominant delay component. This experiment demonstrates that variable-blocksize BCLA's outperforni their equal-block-size counterparts by 15-2S%, in terms of their Tl4.c. However, variable-block-size adders are not as modular as equal-block-size adders. The best variable-block-size BCLA's tend to have more levels but less fanins than their equal-block-size counterparts. This suggests that the number of levels is not a good measure of latency for VLSI technology.
V. CONCLUSION
We have formulated the problems of minimizing the latencies in carry-skip and block carry-lookahead adders as multidimensional dynamic programs. Based on these formula-tions, we implemented programs to carry out the minimization. The dynamic programming formulations are appealing because of their generality. On the other hand, the computational requirement of the optimization process is also high. All the algorithms presented are coded in the "T" language (181. The program requires 60 megabyte of swap space and ran for over 3 hours before completion on a SPARC station.
For the carry-skip adder formulations, we validate our results with known optimal results from [6] . However, we emphasize that our approach is applicable to a more general delay model. Turrini's analysis is limited to models with a constant value for the skip delay, regardless of the number of blocks being skipped.
For the block carry-lookahead adder formulations, the algorithms generate adder configurations that are not modular, but the adders' latencies are 15-25% less than their modular counterparts. The delay model that we have established considers fanin and fanout, and is therefore more realistic than counting the number of levels. However, we do not account for the effect of wire lengths in the model-this will be considered in future work.
